No difficult questions
Asic Design Engineer Interview Questions
710 asic design engineer interview questions shared by candidates
implement a counter, analyze signal diagram
AND & OR gate from 2-1 MUX.
1. what is the max freq of a given circuit.(setup and hold analysis related) 2. one question was related to stuck at fault. we need to find out the input test pattern in order to detect the stuck at fault of given circuit. 3. IN1?A:IN2?B:IN3?C:1'b0 How many 2:1 mux are required to implement this? 4 one question was related to FIFO Depth calculation. 5. In a given circuit to meet timing how many no of re timing flops need to be inserted?(you should be clear with setup analysis) 6. Questions were related to transistor sizing and cache memory hit and miss ratio. 7. One puzzle was also asked of Annual function and van related(don't remember exactly. :p)
Describe an application where you would use a latch?
tell me about uvm testbench top
White-board diagram of a block with one input pin (+ clock), and one output pin. The input is a serial stream of data. The output =1 whenever the pattern "0110" has been seen on the serial data. Everything is synchronous to the clock input. Write the Verilog. Given the shortened time constraint for the interview, diagram the design solution. In addition to what you come up with, write a bubble diagram for an FSM solution.
Describe several methods for low power design
Design a two bit single cycle multiplier Write a code to check if it is palindrome or not? FSM to count the series of 1's. Single bit input per clk. Series of 1's must start and end with a 0
How do you divide clock
Viewing 161 - 170 interview questions