1. Difference between SystemVerilog and Verilog. 2. Difference between nonblocking and blocking. 3. Difference between asynchronous and synchronous. 4. How can you observe and solve the problem if there is a timing violation (related to setup time and hold time)
Asic Engineer Interview Questions
1,076 asic engineer interview questions shared by candidates
what is clock uncertainty what is skew
What is the CMOS
Verilog description of logic. Digital logic questions
Types of coverage?
Is it better to compare to an immediate or zero?
I was asked to create XOR gate using only NOR gates.
State machine for detecting the sequence 101011
1. Began with Introduce Yourself. 2. Resume Question: You mention the Boot and Fuse Controller in your project. Tell me about that. 3. Further questions about the importance of Fuse in SoC. 4. Shift Preference? Open to relocation? 5. Do you have any questions you want to ask? Moving to technical: 1. Design an XNOR gate using a 2:1 Mux 2. Design a 1 Sticky Register
Synchronous and Asynchronous FIFO
Viewing 141 - 150 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer