In the mos Opamp, how could you increase voltage gain at constant current consumption
Design Engineer Interview Questions
17,587 design engineer interview questions shared by candidates
Npn bias: base connected to mid point of 3k-7k divider with terminals at 0V and 10V. Emitter has 2kohm to gnd. Collector has 2kohm to 10V. What is the voltage at base, emitter, collector
Npn bias: base connected to mid point of 3k-7k divider with terminals at 0V and 10V. Emitter has 2kohm to gnd. Collector has 2kohm to 10V. What is the voltage at base, emitter, collector
A mostfet is used as a switch in a PWM circuit. If you need to find a replacement, what are the critical parameters.
opamp with resistors forming an inverting amplifier, gain -2. Non inv input at gnd = 0V There is additional resistor (R3) from inverting input to gnd. what is the voltage gain
Describe one of the difficulties faced in one of the recent projects at University
Design a "Student" class where every time you create an new instance of the class, there is a total student counter that increments.
Setup and hold time questions. How can this circuit violate setup time? What should be the minimum clock frequency?
Generate a 2Ghz clock and code the FSM (The one with the asynchronous reset) in verilog.
Describe what this Verilog Code does.
Viewing 741 - 750 interview questions
See Interview Questions for Similar Jobs
Mechanical DesignerAnalog EngineerMechanical EngineerCad EngineerEngineering TechnologistCad DesignerEngineering Project CoordinatorCae EngineerAutomotive EngineerMember Of Technical StaffApplications EngineerConstruction EngineerElectrical EngineerProduct EngineerLead EngineerStaff EngineerDevelopment EngineerProcess EngineerHardware Engineer