Flipflop and latch difference? Mod5 asynchronous counter circuit
Design Verification Interview Questions
1,114 design verification interview questions shared by candidates
C++ coding for LRU policy in cache memory design
Integer to Roman question on Leetcode.
Phone screens: Computer Architecture (Virtual memory, Out of order execution, Hazards in a processor) Digital Logic (hardware for bit manipulation, synthesis, Verilog constructs) Programming (OOPS concepts, Data structures) Onsite: Logic Design: Verilog coding, Latches, Clock Gating Programming: OOPS, Perl, hardware modeling Verification: Verification environment, test plan, coverage Architecture: Tomasulo Algorithm, Virtual memory
Asked about project work mentioned on your resume in depth. Asked about post increment and pre increment question in C++. Asked Polymorphism, OOP concepts in C++. Asked about non blocking and blocking statements in SystemVerilog.
Coding questions - Python - sort a list and check if number is palindrome Logic puzzle Behavioral questions based on previous work experience
What is LFSR?
FSM C++, pointers computer architecture
Explain about UVM and how its work
One Leetcode Easy for the programming section, Digital Logic Basics, Writing Verilog code live
Viewing 811 - 820 interview questions