What are setup and hold time violations ? Showed me timing diagrams and asked me to explain the setup and hold times.
Ingeniero Asic Interview Questions
1,076 ingeniero asic interview questions shared by candidates
Why are you joining our company
setup/hold timing
They ask all basic questions about VLSI
They asked aptitude questions in the written test.
Tell me about your self
Verilog code for shift register.
How to determine if a taped out chip failed hold/setup timing
They asked me to complete a complex Verilog design, including testbench covering all conceivable corner cases, and a PowerPoint about it. It was obviously impossible to complete in the time allowed, so clearly part of the interview is to find out who submits to slave labor without complaint. Details of the design question are protected by NDA.
Why do you want to work for SpaceX?
Viewing 941 - 950 interview questions
See Interview Questions for Similar Jobs
Ingeniero De Diseño Circuito IntegradoIngeniero Diseño De Sistemas ElectricosIngeniero De Diseño AeroespacialIngeniero Eléctrico De Diseño De TransformadoresTecnología De Ingeniería MecánicaTecnologo De Ingeniería MecánicaIngeniería MecánicaIngeniero De Diseño AsicIngeniero De Diseño De Hardware EléctricoIngeniero De Diseño Electrónico De PotenciaIngeniero VlsiIngeniero De Diseño De Hardware AsicIngeniero De Hardware EléctricoIngeniero Eléctrico En Electrónica De PotenciaIngeniero De Diseño Ic SéniorIngeniero DftIngeniero De Diseño LógicoIngeniero De Diseño Físico Soc