Check the awareness of applying pre and post randomization in variables in uvm_object.
Verification Design Engineer Interview Questions
953 verification design engineer interview questions shared by candidates
SystemVerilog (polymorphism, constraint, assertion), UVM, test plan
Describe one of your projects done either professionally or academically
Pipelining Hazards?
Gave me a scenario and asked to develop a test plan to best verify the design.
Reverse a Linked List
How do you prevent the reordering of instructions, and how would you use this as a solution to the above issue?
Can you tell me how do you verify your block ?
Ques. What is difference between flip flop and a latch
What is the difference between non-blocking and blocking assignment?
Viewing 41 - 50 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer