Design an FSM for an elevator, different kinds of coverage, describe some RTL bugs you found in your current role, describe UVM testbench, how are sequences and drivers connected
Verification Design Engineer Interview Questions
953 verification design engineer interview questions shared by candidates
FIFO depth, and ASYNC FIFO test plan
como voce se ve daqui 19 anos
all technical questions about the projects on my resume
Questions like blocking assignment and non blocking assignment difference
How long have you been doing design verification? How familiar are you with UVMF?
Did I have any training institute experience
Questions on digital electronics ,verilog
Basic Mux design, C coding, Verilog register-related questions and counter design related questions, and RISC-V related questions.
Some silly leetcode style question.
Viewing 851 - 860 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer