functional coverage, types of bins, types of array, constraint examples, virtual class,threads
Verification Engineer Interview Questions
2,565 verification engineer interview questions shared by candidates
Digital Logic, Computer Architecture, SystemVerilog, UVM, basic PERl
mux tree, FSM, Regions, NBA, DDR, Swapping of variables, crystal oscillator, full adder using 2x1 mux
Formal verification basics, writing assertions, etc.
Uvm related Project related Sv concepts Fifo full empty conditions Fork join concepts Axi ahb difference
Design an FSM and write Verilog code for an asynchronous fifo
Questions about debug of failure
uvm basic, ovm basic and python
Most of the interview questions were from my resume and projects i have done. Some of the questions were based on VLSI design concepts
Difficult technical questions, very unforgiving when I got one question wrong, they ended the interview straight away after that.
Viewing 1281 - 1290 interview questions