Related to flip flops, chaining time, response time, setup/hold time etc
Verification Engineer Interview Questions
2,564 verification engineer interview questions shared by candidates
Why did you apply for the position.
Talk about resume, explain the detail. ask some related questions on the project.
Basics of UVM and SV
Tell us about yourself.
-Networking layers, wireless communication, optical communication and networking, data communication basics.
Screening of your resume.
Aptitude, C aptitude and Basic electronics
Basic system Verilog and uvm.
Grilled on my current work, System Verilog basics, UVM in depth, Comp Arch questions like Cache coherency.
Viewing 1741 - 1750 interview questions