Is program counter a physical memory address or a virtual address?
Verification Engineer Interview Questions
2,564 verification engineer interview questions shared by candidates
Previous project based questions Work Motivations Basic Engineering questions like Wireless technologies, SMPS, Power consumption etc
Asked about project details and uvm sv concepts
1. Constraint random, assertions, UVM env 2. OOPS concept 3. Coverage, python scripting 4. Verilog and digital logic
working env is to good in the main office.
Verilog code for the clock divider
Node insertion in linked list. Fibonacci series function, hardware to generate Fibonacci series, prime number generation hardware , STA concepts, clock domain crossing, use of synchronizes, skew and setup hold time violation.
Explain past work experience and Project details.
about gates basic concepts of c and java
Calculation of fifo depth for buffer from cpu to memory
Viewing 2001 - 2010 interview questions