Given a truth table, draw the corresponding diagram. I was also asked questions on level triggered/edge triggered (which one is safer...stuff like that). Code the solution in Verilog/VHDL.
Verification Engineer Interview Questions
2,564 verification engineer interview questions shared by candidates
Given a black box circuit and its truth table, use it to implement a NOT gate
What is the physical significance of energy stored in a capacitor? Need of CMOS and what is it's role in VLSI and what is the exact thing for which the VLSI Industry is working for?
write a round robin arbiter in Verilog
Where the turbine breaks the most often?
Questions related to the work
A new factory they came up with that sort vegetables by size and what test you need to came up with and write a code that implement that
Given an existing matrix, and a new width for a new matrix, the content of the matrix must be moved to the new matrix and determine the length of the new matrix
Describe Polymorhpism briefly in OOP.
TB, seq item, driver, scoreboard Generic questionnaire on the projects done.
Viewing 671 - 680 interview questions