Skip to contentSkip to footer

Verification Engineer Interview Questions

Salaries
Interviews

2,564 verification engineer interview questions shared by candidates

Basic digital, verilog questionscan be answered if you know the concepts well, Sv was totally into randomization , coverage and assertions. Uvm basic things initial rounds and in depth in last round. In manager round all digital, verilog, sv and uvm were covered
avatar

Design Verification Engineer

Interviewed at Micron Technology

3.9★
Dec 19, 2020

Basic digital, verilog questionscan be answered if you know the concepts well, Sv was totally into randomization , coverage and assertions. Uvm basic things initial rounds and in depth in last round. In manager round all digital, verilog, sv and uvm were covered

1. Write a Verilog code to generate a clock signal at a certain frequency. (a lot of Verilog basic problems) 2. draw a CMOS logic gate 3. Why do you want to be a DV person? 4. What is the most interesting class you took? 5. Other real-life related engineering problems (related to SNR)
avatar

RF Verification Engineer

Interviewed at Qualcomm

3.8★
Apr 21, 2022

1. Write a Verilog code to generate a clock signal at a certain frequency. (a lot of Verilog basic problems) 2. draw a CMOS logic gate 3. Why do you want to be a DV person? 4. What is the most interesting class you took? 5. Other real-life related engineering problems (related to SNR)

Viewing 811 - 820 interview questions

Glassdoor has 2,564 interview questions and reports from Verification engineer interviews. Prepare for your interview. Get hired. Love your job.