Questions ranged from logic gates, computer architecture (pipelining ooo), verification and software (data structures)
Verification Interview Questions
3,655 verification interview questions shared by candidates
I was asked questions on the course projects that I have done.
Computer archi, resume based, verilog, perl, sv, UVM, digital and vlsi based
Talk about yourself andyour education
Q: SystemVerilog syntax questions Q: Design a clock in verilog without any existing clock signals Q: Some flip-flop/latch design questions at clock-domain crossing.
What are the top three attributes your mom would use to describe you
SystemVerilog Basic, Didn't touch upon UVM. OOPS Concepts, Virtual keyword etc.,
show how to access an address in cache and implement it.
what did u understand about this Role?
based on digit system and logic design courses
Viewing 1281 - 1290 interview questions