Digital electronics, Perl, Verification flow
Verification Interview Questions
3,654 verification interview questions shared by candidates
What do you know about the company
They will ask to sign bond of 4 years
Difference between task and function, inter assignment and intra assignment statement, flipflop and latch, etc
What is difference between dynamic and associative array.
UVM, system verilog, C++, puzzles and ethernet related
SystemVerilog, UVM environment, AHB, AXI, Ethernet
Aptitude, C++, Verilog, Digital Design basics and logical reasoning
Using constrained randomization what types of functional coverage would you expect to see on a PCIe bus?
Imagine you and HR manager meet in the elevator. What would you say (within 1 min) to convince him/her to hire you?
Viewing 3101 - 3110 interview questions