what is setup and hold time?
Verification Interview Questions
3,649 verification interview questions shared by candidates
Pretty basic digital design questions- timing, logic design etc.. Signal processing questions-sampling, nyquist rate definition, quantization error etc..
Phone Interview with a Design Verification Engineer: Questions on Digital Signal Processing, Analog basics and System Verilog basics.
Implement a memory allocation management
Asked some questions on C++, constraints, and basic UVM
basics on UVM and SV
Linked lists, pointers, arrays, registers, and more.
System Verilog and Formal Verification
Example verification cases for a two-port memory block with address, data in, data out and a r/w enable.
write a function that will change variables a<->b without "*", "+", "\", "-"
Viewing 3411 - 3420 interview questions