1. Protocol Questions which Individual worked on. 2. UVM Phases and what are Bottom up and what are top down ? 3. How System/Processor boots and what are the steps to compile and execute the 'C' Code 4. How to call task inside a function ? 5. Difference between automatic and static variables ? 6. what is the makefile and what are the contents of makefile ? How to run the makefile ?
Verification Interview Questions
3,654 verification interview questions shared by candidates
Basics of oops concepts in sv
Design AND gate using MUX.
Based on your qualification and previous experiences, how do you believe you can contribute to our products development?
What would be good reason to make you a valuable employee
ASIC Design flow questions, Verilog codings, STA, Clock Tree Sythesis, VLSI, Questions on projects mentioned in Resume.
They asked about my previous employment and knowledge of insurance verification.
Who is your role model ?
they asked about uvm and system verilog based questions n asked to write code on constraints n deep copy and shallow copy n polymorphism
Cost of ball and bat.
Viewing 511 - 520 interview questions