Was there a time you disagree with the procedure to accomplish a task?
Verification Interview Questions
3,654 verification interview questions shared by candidates
Having both design and verification work experience, they were keenly interested in whether I wanted to continue in the design arena or stay with verification
what are the qualities of the company and do you know who we service by being a cardinal health at home employee
What is your typical working style?
First round tested around major system verilog ,verilog and UVM concepts
Why do you want to work here? Time when you had to problem solve.
What experience do I have ?
Topics like pipelining & hazards, Cache, Assembly language, VHDL, C, frequncy divider, clock gneration using VHDL are touched in the technical rounds. And a question to explain my project from digital design is asked.
Given variable vector should be randomised as unique values but without using a system verilog keyword which is generally used
Explain different phases in the UVM and their importance?
Viewing 551 - 560 interview questions