Could you please explain FIFO to me?
Asic Engineer Interview Questions
1,076 asic engineer interview questions shared by candidates
Explain the UVM Sequencer driver communication
the journey and background till that moment.
Project on resume, CDC questions
Why do you want to join Synopsys?
Design FIFO module control for synchronous write and asynchronous read with given constraints (full, empty, etc)
Draw the contents of an asynchronous FIFO.
How to turn a 40% duty cycle clock signal to a half frequency signal with 50% duty cycle.
SRAM Design and follow up questions
how would you code an adder in verilog
Viewing 391 - 400 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer