Your'e given a matrix MxN of 0's and 1's. everytime you encounter 1 cell, you need to put 0's in the rows and columns.
Asic Verification Engineer Interview Questions
230 asic verification engineer interview questions shared by candidates
They gave a class - asked to create it's objects and send out random objects in a function.
Design a state machine to detect bit sequence. How do you verify it?
How to make nor gate using two input mux
how do you know you have cover all the case in your testbench
questions on digital electronics and verilog
Abstarct class vs Interface, inheritance,polymorphism…..etc Observer and Factory DP in details. Log file output analysis. Behavioural questions. Giving basic and simple designs with some specifications and elaborate a strategy to verify it.
Draw the circuit base on the coding provided
show how code coverage and function coverage works. explain with code
APB and AXI protocol explation with all signals.
Viewing 141 - 150 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerFpga Design EngineerAsic Design Verification EngineerHardware Asic Design EngineerVerification EngineerRtl Design EngineerSenior Vlsi Design EngineerFpga Verification EngineerSenior Asic Verification EngineerFpga EngineerFpga DeveloperVlsi EngineerLogic Design EngineerCharacterization EngineerPhysical Design EngineerFpga Development EngineerVerificatie Design EngineerDigital Asic Design Engineer