Introduce yourself. Why Astera labs
Design Verification Engineer Interview Questions
951 design verification engineer interview questions shared by candidates
In Technical interview About Pipeline data types: byte vs [7:0] bit, int vs integer
What is a hardstuck bug you have encountered during a project?
Questions on Verilog and SV coding
About op amp operation and MOSFET
BASED ON VLSI AND BASICS SHOULD BE WELL UNDERSTOOD
BASED ON VLSI AND BASICS SHOULD BE WELL UNDERSTOOD
Describe OOP.
Given a diagram, how would you verify a design/check output data. Computer arch basics and design questions
Systemverilog, UVM questions. Open-ended verification plan questions. Data Structure questions with Python.
Viewing 861 - 870 interview questions