7 questions total. One about arm products, 2 about coding in any programming language you want and 2 about coding in VHDL. Last question was if I Had any questions.
Verification Design Engineer Interview Questions
953 verification design engineer interview questions shared by candidates
Is there anything else you would like to add?
Assertions,SV OOPS, Comp Arch
They asked detailed questions about memory and interconnect design in advanced systems. They also gave me a small assignment which I had to do online.
How we can integrate agents without them generating stimulus
UVM Concepts and Work Experience of previous project
About digital electronics for VLSI domain
Why modport is used? What is polymorphism? What is deep copying ? what is inheritence? Why we are writing interface? Different Phases in UVM? Which phase are task and which are functions?
My projects which was relevant to job role
Asked me questions on Tessent tool
Viewing 921 - 930 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer