How to derive circuit diagram for finite state machine.
Verification Engineer Interview Questions
2,564 verification engineer interview questions shared by candidates
NOC : one side we have 3 AHB masters, 1 APB master and other side 3 APB Slaves, 0x0000_0000 to 0x_1000_0000 1st APB SLAVE 0x_4000_0000 to 0x_8000_0000 2nd slave oxC000_0000 to 0xFFFF_FFFF 3rd slave In addition to above imagine AHB master number 3 and APB master will provide error response for address range oxC000_0000 to 0xFFFF_FFFF. Note AHB master number 1 and 2 can still access address range oxC000_0000 to 0xFFFF_FFFF. Write a top_tb for this design ? What are the coverpoints or bins you can write ? What is difference between functional coverage and code coverage? If functional coverage is there, why code coverage is required?
Technical skills, background, personal behaviour and qualities
- Talk about projects you have worked on - What would you do if you have any conflicts with another co-worker - ...
Questions related to projects mentioned on the resume, Constraint questions, Write the verilog code and testbench for the given system
What experience do you have with Linux?
Why do we use non blocking statements
Verilog based questions and project related questions
1.system Verilog, UVM, Coverage based questions
The first focused on ADC-related waveform and spectrum analysis questions, while the second mainly covered circuit stability and Bode plot–related topics.
Viewing 751 - 760 interview questions