program for pattern detector for FSM
Verification Engineer Interview Questions
2,564 verification engineer interview questions shared by candidates
write code for generating clock of 50MHz frequency, with 5% jitter and duty cycle.
Tell me about yourself and your skills
About my experience and how I have dealt with some situations in the past.
Beschreiben Sie die OVM-Umgebung!
SV, UVM, Driver sequencer handshake mechanism
Questions related to what you have mentioned on your resume. Digital concepts, FSM related questions, basic Setup and Hold time questions. I was asked a lot of general coding questions, SystemVerilog questions.
Verilog code for basic circuits
1. Describe your current project, contribution and team structure? 2. Write Read and write transactions timing diagram of APB bus. With and without wait states? 3. Find the second largest in the integer array with single iteration. 4. Given a character array of 1000 elements, how do you find, how many times each of the character is repeated? 5. If there is any digital wave coming with random 0s and 1s, how do you find the time difference between 2 successive 1s? 6. Write full & empty conditions for FIFO. What are the verification scenarios of Asynchronous FIFO. 7. Behavioral questions related to personality and team.
Explain what you learned in this course (VHDL, design classes, object oriented programming, etc)
Viewing 931 - 940 interview questions