Logic gates (inverter using mux), FSM sequence detector, digital design
Asic Design Engineer Interview Questions
710 asic design engineer interview questions shared by candidates
how to use UVM events and UVM pool
like bangalore as work location
Most questions were pretty much standard. What hit me was the being a PhD student, I was asked questions from Sophomore level courses. This was opposite to my previous interview with IBM, where they really RESPECTED my research and analytically walked me through the interview. The questions were 10101 sequence detector, CMOS inverter with just NMOS, importance of caches etc
Define setup and hold time.
Is LPDDR5 PHY backward compatible?
Describe a project where you have to regularly communicate with team members.
Brief explanation about projects done
Everything was easy. Counter Design using Moore Machine, Counter Code in verilog, Clock Domain Crossing Questions and MCP in PT
Phone interview questions: 1. How do you achieve run time polymorphism? 2. What is meant by casting of objects?
Viewing 261 - 270 interview questions