Projects discussion. Interview questions are based on STA, CMOS , Low power, Verilog coding Clock domain crossing, Clock Tree synthesis & Crosstalk
Asic Design Engineer Interview Questions
710 asic design engineer interview questions shared by candidates
Questions on constraints and assertions
Questions regarding library creating and area of the cells in the library
Designing multiple Gates or some basic logic using Multiplexers. Draw state Diagram & verilog code for 1010 sequence detector.
Antenna Effect, latch up
design uvm driver
Explain POCV coefficient based calculation for an actual timing report.
Question asked: SV -> function can take fork_join?y/n ->to find the bit to represent 4069 = 2^(x) or log 2 base (32) ->Malloc() ->write a integer queue : rand int q[$]; -> task and functions UVM: Sequencer- Driver connection phasing name 3 base class related question
electronics the technical questions like find the output of flip-flops find the output at a specific clock cycle combinations of flip flops and mux simplifications of gates transmission gate problem basic electronics like temperature were given flipflops and interview time played a dominant role in the first round
State machine, gate level design
Viewing 431 - 440 interview questions