factorial of a number
Design Verification Engineer Interview Questions
951 design verification engineer interview questions shared by candidates
Medium difficult
Why are Verification Models written in C?
Describe your projects.
what are different phases in UVM and why we are using phases in UVM
Coding Puzzles, Verification Basics questions related to TB
TDM (time division multiplexing) working and its corner cases .. FIFO questions
FSM, timing issue, perl
Full adder code, Gave some verilog codes to debug and find errors, Digital questions and Aptitude is important
UVM, SV concepts
Viewing 431 - 440 interview questions