What is the difference between blocking and non-blocking assignments?
Design Verification Engineer Interview Questions
951 design verification engineer interview questions shared by candidates
1. C++, OOP 2. python: dictionary, swap values 3. Systemverilog: fork join 4. delete repeated element in an array 5. FIFO depth 6. find SA0/SA1 amoung 128 wires in minimal steps
Questions on C++, Perl, System Verilog.
Can you talk about your past experiences?
Functional coverage vs. Code Coverage
What is an Agent? Passive vs. Active.
what is Synchronous reset and asynchronous reset?
Abstarct class vs Interface, inheritance,polymorphism…..etc Observer and Factory DP in details. Log file output analysis. Behavioural questions. Giving basic and simple designs with some specifications and elaborate a strategy to verify it.
what is function overriding and overloading
Draw the circuit base on the coding provided
Viewing 611 - 620 interview questions