FSM Design
Asic Design Engineer Interview Questions
710 asic design engineer interview questions shared by candidates
Async FIFO sizing. Thru put of putting every clock cycle. Both read and write clocks are same speed
The interviewer asked some verification questions - those were nice; but then he also asked a software (i.e "cracking the coding interview") type of question. I'm not a Software Engineer
2 input NAND gate, which states will have how much leakage power.
What is your background?
AI questions included about auto encoders, lstms, basics of neural network, convolutional neural networks etc.
Gate-level design, CDC questions
Focus was on physical design.
Questions on PCIe, CDC, Pipeline
Name the data hazards
Viewing 331 - 340 interview questions